Journals Proceedings

Abstract

In this paper we present an arithmetic unit which performs addition and subtraction on Binary & Binary Coded Decimal(BCD) numbers. The unit is able to perform effective addition-subtraction operations on unsigned, signed magnitude and various complement representations. The design is runtime reconfigurable and all the subunits have been designed to work with least delay. The proposed unit is synthesized for 4vfx60ff672-12 Xilinx Virtex-4 FPGA.