International Journal of Advancements in Electronics and Electrical Engineering
Author(s) : IPSEETA NANDA, S M ALI
Dynamic Partial Reconfiguration (DPR) of Field Programmable Gate Array (FPGA) was introduced to overcome the need for more resources on the FPGA.PDR could change the functionality and efficiency of the system in order to accommodate more hardware module, save power and fabric area.PDR involves the design of modules that are independent of each other so that they can be loaded in the same fabric area one after other. In this paper the authors reconfigure some specific region of the FPGA with a new functionality at run time while the remaining areas remain static during this time. The complexities during the runtime can be simplified by a tool called PLANAHEAD which was introduced by XILINX that is able to implement during runtime reconfigurable systems for all VIRTEX field programmable gate array. PLANAHEAD is the first graphical environment for partial reconfiguration which gives the flexibility for reducing the board space, change a design in the field and also reduces the power consumption.