Routing Algorithms for Clos Interconnection Networks.

Aakanksha Agrawal M.Tech (Student), CSE department Bipin Tripathi Kumaon Institute of Technology Dwarahat, India akansha.agrawal13@gmail.com Shailendra Mishra Professor, CSE department Bipin Tripathi Kumaon Institute of Technology Dwarahat, India skmishra1@gmail.com Tarun Goyal M.Tech (Student), CSE department Bipin Tripathi Kumaon Institute of Technology Dwarahat, India tarungoyal.it@gmail.com

Abstract— The Clos Interconnection Networks are a class of multistage switching network topologies that provide alternate path between inputs and outputs, making it possible to minimize or eliminate the blocking that can otherwise occur in such networks.

In this paper, we study the various routing algorithms which have been proposed each imposing extra cost due to hardware use and re-routing algorithm and we also study a routing algorithm which takes blocking avoidance approach for avoiding related costs. There is no blocking while the primary routing is performed from the input to output. The results show that this algorithm is easy than the algorithms previously proposed.

Keywords- Clos Interconnection Networks, Routing Algorithms.

I. INTRODUCTION

Interconnection network plays an important role in parallel processing computers. It is suitable for parallel computers to employ switch interconnection network for connecting processors to shared memory banks or connecting processors to processors in local memory architectures [2]. Furthermore, Clos network [1] is of lower hardware cost than single stage interconnection network (like crossbar). Still, unlike blocking types (like Omega, Baseline, and Butterfly). Clos network is a re-arrange able switched network with none internal blocking.

II. CLOS INTERCONNECTION NETWORK

Using small crossbar switches, Charles Clos [1] introduced a type of interconnection network which is extensively studied and applied as a framework for ATM switches because it is economical, regular, scalable, faulttolerant and highly efficient. Clos three-stage interconnection networks are intended to be used for data communication and parallel computing system [14].

A switching network is composed of one or more switch stages that can create various paths through creating various connections between their inputs and outputs. Clos three-stage network is an example of multistage switching network Figure 1.

Clos Interconnection Networks [1] have been gaining attention due to their positional uses in data networks and computing systems. The three-stage Clos network consists of two symmetrical outer stages of rectangular switches, with an inner stage of square switches. The first stage of a three-stage network is called Input stages which contain r switches, each of which has n inputs and m outputs. Each switch is a simple crossbar switch which can realize any mapping of its Input on to its output on a one-to-one basis. The second stage is called middle stage consists of m $(r \times r)$ switches, each of which receives exactly one input from each first-stage switch. The third stage is called output stage has r (m \times m) switches, each of which receives exactly one Input from each Second stage switch. The number of Inputs to the clos network is N=nr and m \geq n. As C(n,m,r) known all possible permutations between Inputs and outputs. A link can be accessed between stages provided it is usable and not engaged.

This study presents the routing mechanism in clos Interconnection networks, taking blocking-avoidance approach. The rest of the paper is organized as follows: Section 2 introduces the routing algorithms for clos networks, Section 3 presents a blocking avoidance approach for clos networks and Section 4 summarizes the paper.



Figure 1. A Basic General Clos Interconnection Network

III. ROUTING ALGORITHMS

Limited by the high time complexity of its routing algorithm, Clos network can't be widely utilized in parallel



processing system. To this issue, various routing algorithms for clos network have been presented which are reported in the literature [3] [13].

Routing algorithm can be divided into two groups: 1-Blocking avoidance approach, 2- Routing irrespective of blocking. In the first method, routing in the algorithm is performed in such a way that there is no blocking but in the second method, initially the routing is performed from input set to output set. In case of any blocking, attempts are made to eliminate it through changing the arrangements in network switching, using routing algorithm [14].

All routing algorithm in multistage connection can be performed by 2 method 1-Graph Coloring Algorithm 2-Decomposition algorithm using matrix. In general, matrix decomposition is not as fast as graph coloring algorithms in the computational complexity. However, as the network size is too large, it will be inefficient. Decomposition algorithm using matrix has the following advantages: Direct locating the problems and enjoying simplicity in switching settings.

A. Neiman's Algorithms

Unfortunately, it has been shown that many of the early matrix decomposition algorithms are incomplete except Neiman's Algorithm, which is correct in principle, but give no details for implementation and has the time complexity $0(N\sqrt{N})$ [8].

B. GS Algorithm

Gordon and Srikanthan et. Al. [7] introduced an algorithm, referred to as the (GS) algorithm [11] which uses two nouvelle matrix called the specification matrix and the count matrix (the count matrix is not strictly necessary but helps in describing the algorithm). But the GS algorithm is suspected to lead the infinite looping.

C. GS Modified Algorithm

Later, a new method called the modified methods of GS was proposed. This algorithm was proposed at time complexity $O(N\sqrt{N\log}\sqrt{N})$, by adding 3 steps to the main algorithm and deleting 2 steps for the purpose of eliminate indefinite loops [11].

D. Heuristic Algorithm

Heuristic Routing Algorithm using minimum distribution priority scheme was introduced for routing clos networks. This algorithm can achieve full non-deadlock routing and also this method had the capability of accessing all non-blocking routings, reducing its time complexity to $0(N\sqrt{N})$ in the worst situation [13].

IV. BLOCKING AVOIDANCE ROUTING ALGORITHMS FOR CLOS NETWORKS

It is customary to assume that the necessary connections involve every input and every output, and thus are represent able by a permutation: Where input i is connected to output $\pi(i)$, $0 \le i \le N-1$, N=nr. Since each switch between input and output is assumed to be non-blocking. P can be changed between Input and output switches [8].

In this algorithm, the matrix is used in such a way that network is initially has its connections. Then the new inputs are added into the network in such a way that there will be not any blocking. This is made possible through 4 main matrix (W, X, Y, Z) and a single-dimensional array(e). The matrix consists of elements 0, 1. 0 represents the free link and 1 represents the engaged link in the network [14].

Now the matrix and array(e) are explained briefly as such defined below step by step:

1. Matrix W represents a connection between input switches and inputs of each input switch. The number of rows (i) represents input switches and the number of columns (j) represents the input of each input matrix.

2. Matrix X represents the connection between middle switches and input of each middle switch. The number of row (i1) represents the middle switches and the number of column (j1) represents inputs of each middle switch.

3. Matrix Y represents the connection between output switches and inputs of each output switches. The number of rows (i3) comprises output switch and the number of column (j3) represents the input of each output switch.

4. Matrix Z represents the connection between the output of each output switch and output switches. The row (i4) represents output switches and column (i4) represents the outputs of each output switch.

5. Array (e) each member of this array represents the number of the engaged input of each middle switch. The length of the array equals the number of middle stages.

V. DESCRIPTION OF ALGORITHM

Step 1). Initialize by Setting Matrix(X), Matrix(Y), Matrix(Z) and array(e)= null.

Step 2). Read Input Matrix(W).

Step 3). For each of row elements of Matrix (W), that is "True", if (W[i,j]==1) then {Find the First column elements of Matrix X, that is "False", if (X[i_1j_1]==0) {Swap (W[I,j], X[i_1,j_1]:}}

Step 4). For each of row elements of Matrix X, that is "True", if $(X[i_1,j_1]==1)$ then $\{S++;\}e[k++]=S$; if (e[k>0]) then $\{X[k][j_{11}]=1, k--;\}$

Step 5). For each of row elements of Matrix (X), that is "True", if $(X[i_1,j_1]==1)$ then {Find the First row elements of Matrix Y, that is "False", if $(Y[i_3,j_3]==0)$ {Swap $(X[i_1,j_1], Y[i_3,j_3]:$ }



Step 6). For each of row elements of Matrix (Y), that is "True", if $(Y[i_3,j_3]==1)$ then {Find the First row elements of Matrix Z, that is "False", if $(Z[i_4,j_4]==0)$ {Swap $(Y[i_3,j_3], Z[i_4,j_4]:$ }

As you can see, all elements in matrix W, X and Y can be transferred to the next stage matrix in a parallel manner. This speaks for the parallel routing in the proposed manner.

VI. ANALYSIS AND COMPARISON

This algorithm eliminates the blocking and each of its iteration steps is implemented for constant times. The following should be taken into account to compute the complexity of routing algorithm.

1, m = n, this indicates that the number of middle stage switches (m) equals the number of input ports of the switches of input stage (n).

2.N=r×n, this indicates that overall network inputs are obtained by multiplying the number of switches of input stage (r) by the input ports of each switch of input stage (n). 3.n = \sqrt{N}

Each matrix is read by time O(N) and the main body of algorithm is formed at O(Nn). Thus, the overall complexity of proposed algorithm is:

$O(Nn) + 3O(N) = O(Nn) = O(N\sqrt{N})$

 TABLE I.
 Shows The Complexity of Blocking-Avoidance

 Algorithm, Drawing On The Previously Proposed Algorithms

Algorithm name	Complexity of
	Routing Algorithm
GS Algorithm	N√N
GS Modification	N√Nlog√N
Algorithm	_
Heuristic Algorithm	N√N
Blocking- Avoidance	N√N
Algorithm	

In GS routing Algorithm, there are indefinite loops which don't appear in the proposed routing Algorithm in this study and resulting in higher efficiency.

In Heuristic routing Algorithm, rearrangement is required. This lead to additional hardware cost. While, in blocking avoidance approach, there is no such cost.

Hence, this method gives better performance than other methods.

VII. CONCLUSION AND FUTURE WORK

This study presents a routing Algorithm for Clos Interconnection Networks, taking a blocking-avoidance approach so that the routing is performed properly from input to output without blocking the links in network. While the previously proposed Algorithm, the strictly non-blocking network was defined by simple routing this results in high hardware costs. The method proposed by this study has solved the problem. This algorithm completes its cycle at time complexity o(N \sqrt{N}). These types of routing are usually used in data transmission networks for the purpose of reducing the delay in transmission. The future studies can examine the way in which new algorithms can be used to reduce routing time and the use of memory and to reduce the complexity of the algorithms.

REFERENCES

- C. Clos, "A study of non-blocking switching networks," Bell Syst. Tech. J., vol. 32, no. 2, pp. 406-424, Mar. 1953.
- Howard Jay Siege, "Interconnection Networks for Large-Scale Parallel Processing," The Lexington Books Series in Computer Science, 1985
- [3] V. I. Neiman, "Structure et commande optimales des rCseaux de connexion sans biocage," Annales des Telecommun., pp. 232-238, July/Aug. 1969.
- [4] TSAO-WUN, "On Neiman's algorithm for the control of rearrangeable switching networks", IEEE Tran., COM-22, pp. 737-742, 1974.
- [5] H. R. Ramanujam, "Decomposition of permutation networks," IEEE Trans., Comput., vol. C-22, no. 7, pp. 639-643, July 1973..
- [6] Sandeep Kumar, Anirban Basu. An algorithm for control of a three stage Clos-type interconnection networks. TENCON '89. Fourth IEEE Region 10 International Conference, pp. 794-797, 22-24 Nov. 1989.
- [7] J. Gordon and S. Srikanthan, "Novel algorithm for Clos-type networks," Electron. Lett., vol. 26, no. 21, pp. 1772-1174, Oct. 1990.
- [8] Lee H. Y., Hwang F. K., Carpinelli D., "A new decomposition algorithm for rearrangeable Clos interconnection net-works". IEEE Trans on Commun., vol. 44, no. 11, pp. 1572-1578, 1996.
- [9] Deepak Rana, "A control algorithm for 3-stage non-blocking networks," GLOBECOM '92. 'Communication for Global Users'. , IEEE, vol. 3, pp. 1477-1481, 6-9 Dec. 1992.
- [10] Q. Ngo, "A new routing algorithm for multirate rearrangeable Clos networks", Theoretical Computer Science, No. 290, 2003, pp. 2157–2167.
- [11] F.K. Hwang, "A Modification to a Decomposition Algorithm of Gordon and Srikanthan", IEEE TRANSACTIONS ON COMPUTERS, VOL. 46, August 1997.
- [12] X. Duan, D. Zhang and X. Sun, "Topology and Routing Schemes for Fault-tolerant Clos Network", International Conference on Networks Security, Wireless Communications and Trusted Computing, 2009.
- [13] Duan and S. Liu, "A Heuristic Routing Algorithm for Clos Network", IEEE World Congress on Proceedings of the 7th, Intelligent Control and Automation, Chongqing, China, June 2008, pp. 25-27.
- [14] Z.S.Ghandriz and E.Z. khan, "A New Routing Algorithm for a Three-Stage Clos Interconnection Networks", IJCSI, Vol. 8, Issue 5, no. 2, sept. 2011..

